Welcome to Seekchip.com    HOME
   Current position: Home > Shortcut to 1 > 1.0 Series
Supply voltage input for left channel and for primary bias circuits Mute all amplifiers, hold low for normal operation, hold high to mute Follows MUTE IN terminal (11), provides buffered output No internal connection Tap to voltage divider for right channel internal mid-supply bias Right channel headphone input, selected when HP/LINE terminal (16) is held high Right channel line input, selected when HP/LINE terminal (16) is held low Right channel + output in BTL mode, + output in SE mode Right channel - output in BTL mode, high-impedance state in SE mode Supply voltage input for high channel Hold low foe BTL mod, hold high for SE mode Places entire IC in shutdown mode when held high, IDD=5µA Sources a current proportional to the junction temperature. This terminal should be left unconnected during normal operation.
The 1.0GAMAPLUS is a non-inverting 8-bit Bidirectional Transceiver designed for low-voltage 2.7V to 3.6V VCC operation, with the capability of interfacing to the 5V system environment. This tranceiver is designed for asynchronous two-way communication between data buses. The direction control input pin (DIR) determines the direction of the dataflow from the A bus to the B bus or from the B bus to the A bus. The output enable (OE) input, when HIGH, disables both A and B ports by placing them in HIGH Z condition.
• Integrated 600V half-bridge gate driver • 15.6V zener clamp on Vcc • True micropower start up • Tighter initial deadtime control • Low temperature coefficient deadtime • Shutdown feature (1/6th Vcc) on CT pin • Increased undervoltage lockout Hysteresis (1V) • Lower power level-shifting circuit • Constant LO, HO pulse widths at startup • Lower di/dt gate driver for better noise immunity • Low side output in phase with RT • Internal 50nsec (typ.) bootstrap diode (1.0GAMAPLUSD) • Excellent latch immunity on all inputs and outputs • ESD protection on all leads • Also available LEAD_FREE
Parr number/PDF Mfg Pack D/C Descrpion
1.0000MHZNTH030C   1.0000MHZNTH030C 1.0000MHZNTH030C PDF Download Capacitance measurements shall be made by means
1.000M   1.000M 1.000M PDF Download RF input pin. This pin is NOT internally DC bloc
1.000MHZ   1.000MHZ 1.000MHZ PDF Download KDS SMD 2005 ♦ 72dB ACLR at fOUT = 61.44MHz (Single-Carr
1.006-.321   1.006-.321 1.006-.321 PDF Download 1) The amplitude of the signal depends on the ob
1.008.279   1.008.279 1.008.279 PDF Download functional operation of the device at these or a
1.00A125VAC   1.00A125VAC 1.00A125VAC PDF Download † NOTICE: Stresses above those listed unde
1.00E11   1.00E11 1.00E11 PDF Download The STR73xF family is available in 3 packages. T
1.00E114   1.00E114 1.00E114 PDF Download Bidirectional Data I/O Lines. As inputs, they fe
1.00E12   1.00E12 1.00E12 PDF Download Most everything applies to driving the P-Channel
1.00MM8X1P180S   1.00MM8X1P180S 1.00MM8X1P180S PDF Download The ZZ input pin is an asynchronous input. Assert
1.00MM9X1P180S   1.00MM9X1P180S 1.00MM9X1P180S PDF Download The SN74CB3T16212 is a high-speed TTL-compatible
1.01.749   1.01.749 1.01.749 PDF Download   1-of-8 bi-directional translating switches
1.01116E13   1.01116E13 1.01116E13 PDF Download   This device contains protection circuitry
1.019.431   1.019.431 1.019.431 PDF Download • SONET/SDH and ATM Compatible • Com
1.019.596   1.019.596 1.019.596 PDF Download   Energy Loss (EOFF) is defined as the inte
1.019.600   1.019.600 1.019.600 PDF Download Average Rectified Current   .375 " l
1.019.621   1.019.621 1.019.621 PDF Download AMI PLCC44 03/+04+ Licensed CMOS 765B Floppy Disk Controller Core
1.019.625   1.019.625 1.019.625 PDF Download The recommended dose of ultraviolet light for er
1.019.655   1.019.655 1.019.655 PDF Download
1.01E11   1.01E11 1.01E11 PDF Download The eight latches of the LVTH573 devices are tra
1.01E13   1.01E13 1.01E13 PDF Download DESCRIPTION The Device is a monolithic integrat
1.02.02   1.02.02 1.02.02 PDF Download The LTC®3733 family are PolyPhase® synchr
1.02262E12   1.02262E12 1.02262E12 PDF Download An incoming data burst (Figure 2, top) is retran
1.02E15   1.02E15 1.02E15 PDF Download JAT 3225 05+ DESCRIPTION The 74LCX05 is a low voltage CMOS O
1.03M   1.03M 1.03M PDF Download 08+ The ZZ input pin is an asynchronous input. Assert
1.04.02   1.04.02 1.04.02 PDF Download INTEL 88+ Programmable High-Speed Synchronous Communicatio
1.04032E12   1.04032E12 1.04032E12 PDF Download The MAX II JTAG and ISP controller internally ge
1.04073E11   1.04073E11 1.04073E11 PDF Download Fast, high-density Field-Programmable Gate Array
1.0485MHZ   1.0485MHZ 1.0485MHZ PDF Download The 5V, 12V, and 15V regulator options are avail
1.04889E11   1.04889E11 1.04889E11 PDF Download N1 (IOH) = total maximum output high current fo
1.05061E14   1.05061E14 1.05061E14 PDF Download Agilents ACMD-7401 duplexers provide high RF per
1.05E14   1.05E14 1.05E14 PDF Download The ADC121S101/101S101/081S101 uses the supply v
1.07E142   1.07E142 1.07E142 PDF Download   The RC4700 maintains fully precise floati
1.08457E14   1.08457E14 1.08457E14 PDF Download • C0G (NP0), X7R, Z5U and Y5V Dielectrics
1.08477E14   1.08477E14 1.08477E14 PDF Download NOTES: 1. Minimums are guaranteed but not produc
1.08E14   1.08E14 1.08E14 PDF Download Stop Condition All communications must be termi
1.09E14   1.09E14 1.09E14 PDF Download These features make the IS41C82002 and IS41LV820
1.0GAMAPLUS   1.0GAMAPLUS 1.0GAMAPLUS PDF Download TELEFONICA PQFP-240 01+ Drop-in replacement for IBM AT computer clock/ca
1.0HDMIR/AHEADERASS   1.0HDMIR/AHEADERASS 1.0HDMIR/AHEADERASS PDF Download via an RF or an infrared transmission medium upo
1.0UF/1200V   1.0UF/1200V 1.0UF/1200V PDF Download This new test method represents the state-of-the
1.0UF/35V   1.0UF/35V 1.0UF/35V PDF Download Fabricated on an advanced SRAM process Availabl
1.0UF/630V   1.0UF/630V 1.0UF/630V PDF Download   1.1 Scope. This specification covers the
1.0UF/6V   1.0UF/6V 1.0UF/6V PDF Download The 1.0UF/6V is an octal, software-selectable T1,
1.0UF50V(4.05.3)   1.0UF50V(4.05.3) 1.0UF50V(4.05.3) PDF Download The program cycle has addresses latched on the f
1.0UF630V   1.0UF630V 1.0UF630V PDF Download † Stresses beyond those listed under absol
1.0UF-63V-1A   1.0UF-63V-1A 1.0UF-63V-1A PDF Download Case: SOT-363, Molded Plastic Case material - UL
1(P)9193131169   1(P)9193131169 1(P)9193131169 PDF Download n 5 Volt Read, Program, and Erase   C Mini
1.0000MHZNTH030C   1.0000MHZNTH030C 1.0000MHZNTH030C PDF Download Capacitance measurements shall be made by means
1.000M   1.000M 1.000M PDF Download RF input pin. This pin is NOT internally DC bloc
1.000MHZ   1.000MHZ 1.000MHZ PDF Download KDS SMD 2005 ♦ 72dB ACLR at fOUT = 61.44MHz (Single-Carr
Quick search: 0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ALL
About Seekchip- Services - Comments - Contact us - Links - Map

© 2008 China Electronics Market,License 浙ICP备10014259号-9